



NOTE:




1/6	BLOCK			676
200	DIAGRAM		IMPACT	I.E.P.



NOTE: J3-J6 ON COMPONENTS SIDE


J1, J2 ON SOLDER SIDE




NOTE: ALL CONNECTORS ON COMPONENTS SIDE

3/16 202	DRIVER BOARD CONNECTOR LOCATION	IMPACT		676.910.020 Rev.C I.E.P.
-------------	------------------------------------	--------	--	-----------------------------

SWITCHES BOARD




CONTROL PANEL BOARD




NOTE:


ALL CONNECTORS - ON COMPONENTS SIDE




NOTE: CONNECTOR— ON SOLDER SIDE


516	MEMORY BOARD	IMPACT	676.910.040 Rev.C		
204	CONNECTOR LOCATION		I.E.P.		





1/1 300	POWER WIRING SCHEMATIC	IMPACT	676.130.000 & 572.000.000		
			I.E.P		







NOTE:



Unless otherwise specified all resistors are in ohms
1/25W 5%.

2/2	Rectifier board parts lay-out	IMPACT	G76.910.060 rev.A		
402			IEP		








NOTE:


1. * If CI12=7812, the components C52,R105,R106 are not mounted and the pin 2 of CI12 must be grounded
2. The voltage regulators 7812 (7805) and 7912 are T0-220 plastic case
The voltage regulator TDB 123(BM 323) is T0-3 case and it is mounted on the heatsink.




1/7	+5V, ±12V	IMPACT	676.910.020.rev.C	
501	POWER SUPPLIES		IEP	



217	Electro-mechanical	IMPACT	676.910.020.rev.C		
502	assembly supply		I E P		



317	HORIZONTAL			676.910.020 REV. C
503	MOTOR DRIVE		IMPACT	IEP




4/7
504

Vertical Motor
Drive

IMPACT


676.910.020 rev.C

IFP



NOTE: * The mounting of C23, C25, C27, C29, C31, C33, C35, C37, C39 capacitors is optional



5/7	SOLENOID DRIVE	IMPACT	676.910.020 Rev. C
505			I.E.P





NOTE:


- 1. Unless otherwise specified, all resistors are in ohms, 1/4W, 5%
- *2. If the integrated circuit 741812 is mounted on the CI12 position, the components C52, R105, R106 are not mounted and the pin 2 of CI12 is grounded (strap instead of R105)
- **3. The mounting of C23, C25, C27, C29, C31, C33, C35, C37, C39 capacitors is optional.


717	DRIVER BOARD		676 910 020 Rev C
707	PARTS LAY-OUT	IMPACT	I E P





1/10	CLOCK DRIVER	IMPACT	676.910.010 Rev.C
601			I.E.P












7110	PARALLEL INTERFACE	IMPACT	676.910.010 Rev C
607			I.E.P.



J3


GND	1	2	GND
+5V	3	4	+5V
AB0	5	6	AB1
AB2	7	8	AB3
AB4	9	10	AB5
AB6	11	12	AB7
AB8	13	14	AB9
AB10	15	16	AB11
AB12	17	18	AB13
AB14	19	20	AB15
DB0	21	22	DB1
DB2	23	24	DB3
DB4	25	26	DB5
DB6	27	28	DB7
$\overline{\text{MREQ}}$	29	30	$\overline{\text{IORR}}$
$\overline{\text{RD}}$	31	32	$\overline{\text{WR}}$
$\overline{\text{WAIT}}$	33	34	HALT
ϕ	35	36	RST EXT
$\overline{\text{MEMR}}$	37	38	$\overline{\text{M}}$
$\overline{\text{SELT}}$	39	40	$\overline{\text{RFSH}}$

9/10
609MEMORY
CONNECTOR


IMPACT





676.910.010 rev.C


IEP



NOTE: 1 All nonpolarized capacitors (100nF) are multilayer ceramic capacitors, 50V
 2 All polarized capacitors are solid electrolyte tantalum capacitors, 16V
 3 J1 & J2 - on solder side









NOTE:

1. The connector is on solder side
2. All polarized electrolytic capacitors are 100µF/16V
3. Unless otherwise specified, all nonpolarized capacitors are 330nF/25V

3/3	MEMORY BOARD			676 910 040 Rev C
706	PARTS LAY-OUT	IMPACT		IEP






1/2	SW BOARD			676 910 030 rev.B
801	CIRCUIT DIAGRAM	IMPACT		IEP




NOTE :

SWA, SWB, SWC on solder side

2/2	SW BOARD			G76.910.030 rev.B
802	PARTS LAY-OUT		IMPACT	IEP



1/2	Control panel board	IMPACT	676.910.050 rev.C		
901	circuit diagram		I EP		



NOTE:

- L4 - red LED
- L1, L2, L3, L5 - green LED

212	CONTROL PANEL		676.910.050	Rev. C
902	BOARD PARTS	IMPACT	I.E.P	
	LAY-OUT			